

REMARKS

Claims 17-23, 25 and 46-59 are pending in the present application.

The parent patent application, serial no. 08/159,461, was filed with claims 1-55, which were subject to a restriction requirement.

Claims 1-16, 24 and 26-45 were canceled as directed to a species elected in the parent application.

Claims 17 and 25, which previously depended from canceled claims, were amended to place the claims in independent form. The scope of those claims was not altered by the amendments.

Claims 18, 20-23 and 50-52 were amended to correct typographical errors and to improve the clarity of the claims by eliminating superfluous terms and using terms consistently. The scope of those claims was not altered by the amendments.

Claims 56-59 have been added.

Examination of the application on the merits is respectfully requested.

AMENDMENTS WITH MARKINGS TO SHOW CHANGES MADE

Claims 17-18, 20-23, 25 and 50-52 were amended herein as follows:

1 17. (amended) [The]A method of [claim 1, wherein said forming step comprises]fabricating a
2 portion of a semiconductor device comprising:

3 forming a gate structure on a substrate by:

4 depositing [the]an insulating oxide layer on the substrate;

5 ~~depositing [the]~~a nitride layer on the oxide layer; and

6 depositing [the]a polysilicon layer on the nitride layer; and

7 reoxidizing the gate structure to form a layer of oxide over the gate structure.

1 18. (amended) The method of claim 17, wherein the depositing step includes depositing the nitride
2 layer on the insulating oxide layer to a thickness from about 10 Å to about 50 Å.

1 20. (amended) The method of claim 17, [wherein the step of forming a gate structure] further

2 [includes]comprising:

3 patterning the gate structure by selectively etching away portions of the insulating oxide,
4 nitride and polysilicon layers to exposea portion of the substrate and form a peripheral edge around
5 the gate structure; and

6 [wherein the reoxidizing step comprises] exposing the substrate to an oxidizing ambient
7 during reoxidation to oxidize the exposed portion of the substrate.

1 21. (amended) The method of claim 20, wherein the [exposing step]reoxidation causes an uplift in
2 a peripheral portion of the nitride layer.

1 22. (amended) The method of claim 20, wherein the [exposing step]reoxidation causes an
2 indentation in the substrate near [a]the peripheral edge of the gate structure.

1 23. (amended) The method of claim 17, [wherein]further comprising:

2 prior to the reoxidizing step, forming source and drain regions in the substrate.

1 25. (amended) [The]A method [of claim 24]for fabricating a portion of a semiconductor device,
2 comprising:

3 forming an oxide gate layer on a surface of a substrate;

4 [wherein the step of] forming a nitride layer [comprises]on the oxide gate layer by depositing

5 [a]the nitride layer on the oxide gate layer;

6 forming a polysilicon layer on the nitride layer;

7 patternning the polysilicon and nitride layers to form a gate structure; and

8 reoxidizing the gate structure to form a layer of oxide over the gate structure and on sidewalls
9 of the gate structure.

1 50. (amended) The integrated circuit device of claim 46, wherein the gate structure has a peripheral
2 edge and further including an uplift in [the nitride layer occurring in] portions of the nitride layer
3 proximate the peripheral edge of the gate structure, the uplift caused by reoxidation of the gate
4 structure, wherein asperities are absent from the polysilicon layer.

1 51. (amended) The integrated circuit device of claim 46, wherein the substrate has a surface and
2 further including an indentation in the surface of the substrate located proximate to the peripheral
3 edge of the gate structure, the indentation resulting from reoxidation of the [integrated circuit
4 device]gate structure.

1 52. (amended) The integrated circuit device of claim 46 further wherein the gate structure includes
2 sidewall spacers located on each edge of the gate structure and lightly doped drain regions in the
3 substrate [located in the substrate] below the sidewalls spacers.

2025 RELEASE UNDER E.O. 14176

If any outstanding issues remain, or if the Examiner has any further suggestions for expediting prosecution of this Application, the Applicant respectfully invites the Examiner to contact the undersigned at the telephone number indicated below or at *dvenglarik@novakov.com*.

Respectfully submitted,

NOVAKOV DAVIS & MUNCK, P.C.



Daniel E. Venglarik
Attorneys for the Applicant
Registration No. 39,409

Date: 5-16-01

900 Three Galleria Tower
13155 Noel Road
Dallas, Texas 75240
Tel: (214) 922-9221
Fax: (214) 969-7557
e-mail: *dvenglarik@novakov.com*